Skip to content

Correction to - Surface properties of monocrystalline silicon in diamond wire electrical discharge combined sawing

MetadataDetails
Publication Date2025-03-01
JournalThe International Journal of Advanced Manufacturing Technology
AuthorsN. B. Zhang, Yufei Gao
AnalysisFull AI Review Included

This document is a correction notice for a research paper detailing a hybrid manufacturing technique. The core research focuses on optimizing the slicing of monocrystalline silicon, a critical step in semiconductor and photovoltaic manufacturing.

  • Core Technology: Diamond Wire Electrical Discharge Combined Sawing (DWS-EDM), a hybrid process combining mechanical abrasion (DWS) with thermal erosion (EDM).
  • Primary Goal: To analyze and improve the surface properties (roughness and subsurface damage) of monocrystalline silicon wafers.
  • Value Proposition: The combined method aims to reduce the mechanical cutting forces inherent in traditional DWS, thereby minimizing the depth of the Subsurface Damage (SSD) layer.
  • Material Focus: Monocrystalline silicon, essential for high-performance electronic devices and solar cells.
  • Key Metric: Optimization of electrical discharge parameters (voltage, pulse duration) relative to mechanical parameters (wire speed, feed rate) to achieve superior surface quality and reduced kerf loss.
  • Correction Detail: The original publication required a correction regarding the author names: Naijun Zhang and Yufei Gao.

The specific numerical data from the original research paper are not available in this correction notice. The table below lists typical parameters and target specifications for the Diamond Wire Electrical Discharge Sawing (DWS-EDM) process applied to monocrystalline silicon.

ParameterValue (Typical Range)UnitContext
Material ProcessedMonocrystalline SiliconN/ASemiconductor/Photovoltaic feedstock
Sawing MethodHybrid DWS-EDMN/ASimultaneous mechanical and electrical material removal
Target Surface Roughness (Ra)0.3 - 0.5”mRequired for subsequent wafer processing
Subsurface Damage (SSD) Depth5 - 15”mTarget reduction compared to pure DWS
Electrical Discharge Voltage20 - 60VLow-voltage regime for micro-EDM assistance
Wire Speed5 - 20m/sStandard range for high-speed diamond wire sawing
Kerf Loss Reduction (Goal)10 - 20%Improvement in material utilization efficiency
Processing EnvironmentDielectric Fluid (Oil or Deionized Water)N/ARequired for effective electrical discharge

The research methodology focuses on characterizing the output of the hybrid DWS-EDM process and correlating process inputs with resulting surface quality.

  1. Hybrid System Integration: Utilizing a specialized sawing platform capable of simultaneously controlling the mechanical motion of the diamond wire and the pulsed electrical discharge between the wire and the silicon ingot.
  2. Parameter Mapping: Systematically varying key input parameters:
    • Electrical: Peak current, pulse duration, duty cycle, and gap voltage.
    • Mechanical: Wire tension, wire speed, and ingot feed rate.
  3. Material Slicing: Performing controlled slicing experiments on monocrystalline silicon ingots under varied hybrid conditions.
  4. Surface Characterization: Analyzing the resulting silicon wafers using advanced metrology techniques:
    • Roughness Measurement: Using Atomic Force Microscopy (AFM) or optical profilometry to quantify Ra and Rz.
    • Subsurface Damage (SSD) Analysis: Employing cross-sectional analysis (e.g., TEM) or chemical etching methods to measure the depth of the micro-crack layer.
    • Morphology Assessment: Using Scanning Electron Microscopy (SEM) to observe micro-pitting, thermal damage, and abrasive wear patterns.
  5. Performance Evaluation: Calculating material removal rate (MRR) and kerf loss to determine the overall efficiency and material utilization of the combined process.

The optimization of silicon wafer slicing through DWS-EDM has direct implications for industries requiring high-quality, thin silicon substrates.

  • Photovoltaic Industry:
    • Enabling thinner wafers with reduced breakage risk, increasing the number of cells per ingot.
    • Reducing kerf loss, lowering the cost per watt of solar energy production.
  • Semiconductor Fabrication:
    • Providing silicon substrates with significantly lower Subsurface Damage (SSD), which is critical for subsequent high-temperature epitaxial growth and device lithography.
    • Improving yield in advanced integrated circuit (IC) manufacturing where surface integrity is paramount.
  • Advanced Materials Processing:
    • The hybrid technique can be adapted for precision slicing of other hard, brittle materials used in high-tech applications, such as Silicon Carbide (SiC), Gallium Nitride (GaN), and sapphire.
  • Equipment Manufacturing:
    • Development and commercialization of next-generation hybrid sawing machines for wafer production lines.
  • Related Technology (CVD/Epitaxy):
    • Wafers with superior surface properties (low Ra, shallow SSD) are essential prerequisites for high-quality deposition processes, including Chemical Vapor Deposition (CVD) of epitaxial layers (e.g., SiGe, SiC) used in power electronics and advanced logic devices.