An innovative strategy to reduce die area of robust OTA by using iMTGSPICE and diamond layout style for MOSFETs
At a Glance
Section titled âAt a Glanceâ| Metadata | Details |
|---|---|
| Publication Date | 2019-08-26 |
| Authors | JosĂ© Roberto Banin JĂșnior, Rodrigo Alves de Lima Moreto, Gabriel Augusto da Silva, Carlos Eduardo Thomaz, Salvador Pinillos Gimenez |
| Institutions | Centro UniversitĂĄrio FEI |
| Citations | 3 |
Abstract
Section titled âAbstractâThis paper describes a pioneering design and optimization methodology that provides a remarkable die area reduction of robust analog Complementary Metal-Oxide-Semiconductor (CMOS) Integrated Circuits (ICs) by using a computational tool based on artificial intelligence (iMTGSPICE) and the Diamond layout style for MOSFETs. The validation of this innovative optimization strategy for analog CMOS ICs was made for an Operational Transconductance Amplifiers (OTA) by using 180 nm CMOS ICs technology. The main finding of this work reports a remarkable reduction of the total die area of a robust OTA around 30%, regarding the use of Diamond MOSFETs with alfa angles of 45° when compared to the one implemented with standard rectangular MOSFETs.
Tech Support
Section titled âTech SupportâOriginal Source
Section titled âOriginal SourceâReferences
Section titled âReferencesâ- 2010 - Random variability modeling and its impact on scaled CMOS circuits