Skip to content
6CCVD Research

Diamond thermal matrix demonstration for two-tier 3D integrated circuits

At a Glance

Section titled ā€œAt a Glanceā€
MetadataDetails
Publication Date2025-04-01
JournalAPL Materials
AuthorsMohamadali Malakoutian, Junrui Lyu, Š. Š’. ŠšŠ°ŃŠæŠµŃ€Š¾Š²Šøч, Rohith Soman, Kelly Woo
InstitutionsStanford University

Abstract

Section titled ā€œAbstractā€

A diamond matrix scaffold is crucial for 3D dense chips because it provides exceptional thermal management due to its excellent thermal conductivity. Diamond can also replace copper thermal vias, enabling efficient heat transfer and improved cooling performance. Its low thermal boundary resistance with Si and dielectrics (such as SiO2) ensures minimal thermal bottlenecks, enhancing the 3D chipā€™s overall thermal management and reliability. For the first time, we have demonstrated a BEOL-compatible two-tier diamond matrix scaffold experimentally in combination with SiO2 and on top of a Si wafer. The diamond was nucleated and grown conformally in the via holes with 1:3, 1:2, 1:1, and 2:1 (width:height) aspect ratios to form the via. A relatively low residual stress of 0.35-0.9 GPa and an FWHM as low as 4.3 cmāˆ’1 were measured using Raman spectroscopy. The (111) plane was measured as the dominating plane after the growth on top, while the (110) plane was the dominating plane inside the trenches mid-growth. This highly thermally conductive diamond matrix (thermal conductivity between 500 and 1800 W/m/K) can be used not only for Si technology but also for GaN and Ga3O2 technologies to push the boundaries of output power by lowering the junction/channel temperature.

Tech Support

Section titled ā€œTech Supportā€

Original Source

Section titled ā€œOriginal Sourceā€

References

Section titled ā€œReferencesā€
  1. 2023 - N3XT 3D technology foundations and their lab-to-fab : Omni 3D logic, logic + memory ultra-dense 3D, 3D thermal scaffolding
  2. 2012 - Cooling three-dimensional integrated circuits using power delivery networks
  3. 2023 - Thermal scaffolding for ultra-dense 3D integrated circuits
  4. 2011 - A stacked memory device on logic 3D technology for ultra-high-density data storage [Crossref]
  5. 2018 - High-density wafer-scale 3-D silicon-photonic integrated circuits [Crossref]
  6. 2003 - Ultra-high-density interconnection technology of three-dimensional packaging [Crossref]
  7. 2009 - Dynamic thermal management in 3D multicore architectures
  8. 2008 - Thermal modeling and design of 3D integrated circuits
  9. 2015 - High-aspect ratio through-silicon vias for the integration of microfluidic cooling with 3D microsystems [Crossref]
  10. 2016 - High heat flux two-phase cooling of electronics with integrated diamond/porous copper heat sinks and microfluidic coolant supply

Reads Similar to This

Improving the NV generation efficiency by electron irradiation Low lattice thermal conductivity of pentadiamond Modeling, synthesis, and nano-positioning of semiconductor point defects (Conference Presentation)